
Si3216
62 Rev. 1.0
Not Recommended
f
o
r N
e
w
D
e
si
g
n
s
Reset settings = 0000_1000
Register 10. Two-Wire Impedance Synthesis Control
BitD7D6D5D4D3D2D1D0
Name
CLC[1:0] TISE TISS[2:0]
Type R/W R/W R/W
Bit Name Function
7:6 Reserved Read returns zero.
5:4 CLC[1:0]
Line Capacitance Compensation.
00 = Off
01 = 4.7 nF
10 = 10 nF
11 = Reserved
3TISE
Two-Wire Impedance Synthesis Enable.
0 = Two-wire impedance synthesis disabled.
1 = Two-wire impedance synthesis enabled.
2:0 TISS[2:0]
Two-Wire Impedance Synthesis Selection.
000 = 600
001 = 900
010 = Japan (600 + 1 µF); requires external resistor R
ZREF
=12k and C3, C4 = 100 nF.
011 = 900
+ 2.16 µF; requires external resistor R
ZREF
=18k and C3, C4 = 220 nF.
100 = CTR21 (270
+ 750 || 150 nF).
101 = Australia/New Zealand #1 (220
+ 820 || 120 nF).
110 = Slovakia/Slovenia/South Africa (220
+ 820 || 115 nF).
111 = China (200
+ 680 || 100 nF).
Comentarios a estos manuales