
Si3216
52 Rev. 1.0
Not Recommended
f
o
r N
e
w
D
e
si
g
n
s
3. Control Registers
Note: Any register not listed here is reserved and must not be written.
Table 34. Direct Register Summary
Register Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Setup
0 SPI Mode Select SPIDC SPIM PNI[1:0] RNI[3:0]
1 PCM Mode Select PNI2 WBE PCME PCMF[1:0] PCMT GCI TRI
2 PCM Transmit Start
Count—Low Byte
TXS[7:0]
3 PCM Transmit Start
Count—High Byte
TXS[9:8]
4 PCM Receive Start
Count—Low Byte
RXS[7:0]
5 PCM Receive Start
Count—High Byte
RXS[9:8]
6 Part Number
Identification
PNI[2:0]
Audio
8 Audio Path Loopback
Control
ALM2 DLM ALM1
9 Audio Gain Control RXHP TXHP TXM RXM ATX[1:0] ARX[1:0]
10 Two-Wire Impedance
Synthesis Control
CLC[1:0] TISE TISS[2:0]
11 Hybrid Control HYBP[2:0] HYBA[2:0]
Powerdown
14 Powerdown Control 1 DCOF PFR BIASOF SLICOF
15 Powerdown Control 2 ADCM ADCON DACM DACON GMM GMON
Interrupts
18 Interrupt Status 1 RGIP RGAP O2IP O2AP O1IP O1AP
19 Interrupt Status 2 Q6AP Q5AP Q4AP Q3AP Q2AP Q1AP LCIP RTIP
20 Interrupt Status 3 INDP
21 Interrupt Enable 1 RGIE RGAE O2IE O2AE O1IE O1AE
22 Interrupt Enable 2 Q6AE Q5AE Q4AE Q3AE Q2AE Q1AE LCIE RTIE
23 Interrupt Enable 3 INDE
Indirect Register Access
28 Indirect Data Access—
Low Byte
IDA[7:0]
29 Indirect Data Access—
High Byte
IDA[15:8]
30 Indirect Address IAA[7:0]
Comentarios a estos manuales